On 7/23/18, Richard Wilbur richard.wilbur@gmail.com wrote:
I would recommend implementing the algorithm in FPGA (eventually ASIC?)
Added to my bottomless list of stuff to do that requiring skills I hope to acquire. Sounds like an incredibly simple enough project to learn HDL while doing.
I appreciate the answer : D