<br />
<br />
<blockquote style="font-size: 12px; padding-left: 1em; margin-left: 1em; margin-bottom: 0px; border-left: #ccc 2px solid;">
<div id="msg">
<div id="msg-body">
<div dir="ltr">
<div>> From: henrik@henriknordstrom.net<br />> My understanding is that the A10 is capable of<br />><br />> - direct FB playback<br />> - playback in a movable 2D overlay region of the screen. There is a<br />> (limited) number of these 2D overlays available.<br />> - indirect playback via a 3D texture drawn into by the VPU and rendered<br />> by the GPU.<br />><br />> In neither case you use the GPU for video decoding. At most YUV-RGB<br />> transformation.<br />><br /><br /></div>
<div>Changed topic of this thread to better suit the discussion.</div>
<div> </div>
<div>No matter how the video is decoded,it must still be presented synchronized to</div>
<div>the display clock driving the HDMI or VGA port. If you look at the source and</div>
<div>settings available in Android, you will see they only offer a limited set of</div>
<div>timings:</div>
<div> </div>
<div>Under:</div>
<div><a href="https://github.com/amery/linux-allwinner/blob/leak-lichee-3.0.8/drivers/video/sun4i/hdmi/drv_hdmi.c" target="_blank">https://github.com/amery/linux-allwinner/blob/leak-lichee-3.0.8/drivers/video/sun4i/hdmi/drv_hdmi.c</a></div>
<div> </div>
<div>You will see they are missing 23.976 and 59.940. There are movies for example encoded in both</div>
<div>23.976 and 24.000 fps so you must have a way to set both modes individually.</div>
<div> </div>
<div>The reason I think a custom modeline might solve the problem is that looking into:</div>
<div> </div>
<div><a href="https://github.com/amery/linux-allwinner/blob/leak-lichee-3.0.8/drivers/video/sun4i/disp/de_bsp/de/disp_clk.c" target="_blank">https://github.com/amery/linux-allwinner/blob/leak-lichee-3.0.8/drivers/video/sun4i/disp/de_bsp/de/disp_clk.c</a></div>
<div> </div>
<div>You find a table that corresponds to the pre-defined output modes available in Android. Hopefully the hardware</div>
<div>supports timings that are not included in this table so we can manually define a proper 23.976 and 24.000 mode</div>
<div>for example. I have not seen where one can define the other video timing related parameters such as horizontal</div>
<div>and vertical sync width, front/back porch, and pixel counts.</div>
</div>
</div>
</div>
_______________________________________________arm-netbook mailing list <a href="/?cmd=compose&to=arm-netbook@lists.phcomp.co.uk">arm-netbook@lists.phcomp.co.uk</a><a href="http://lists.phcomp.co.uk/mailman/listinfo/arm-netbook" target="_blank">http://lists.phcomp.co.uk/mailman/listinfo/arm-netbook</a>Send large attachments to <a href="/?cmd=compose&to=arm-netbook@files.phcomp.co.uk">arm-netbook@files.phcomp.co.uk</a></blockquote>
<br />I have gone through files that Mark posted and found another one that is also important<br />https://github.com/amery/linux-allwinner/blob/leak-lichee-3.0.8/drivers/video/sun4i/hdmi/aw/hdmi_core.c<br />I have compared parameters from these files to HDMI Specification and it looks like that the only way to have 23.976 and 59.940 is to reduce HDMI clocks.<br />For example from 74.25 MHz to 74.176 MHz or from 148.5 MHz to 148.352 MHz. All other HDMI mode parameters (like HBP HFP HPSW VT VBP VFP VPSW) are exactly the same for 24 and 23.976 or for 60 and 59.940.<br />Unfortunately all these frequencies are derived from one PLL frequency 297MHz. So it looks like that the only way is to reduce this main freq. In my opinion it should be set to 296,704MHz.<br />
This PLL clock is in theory programmable (LCD/TV output uses different freq) by function disp_pll_set from <a href="https://github.com/amery/linux-allwinner/blob/leak-lichee-3.0.8/drivers/video/sun4i/disp/de_bsp/de/disp_clk.c" target="_blank">disp_clk.c</a>.<br />But this is only theory and I don't know what is a resolution of this PLL clock and if we can reduce it to exactly 296.704MHz.<br />It will be good to have detailed specification of A10 to check this PLL and HDMI registers.<br /><br />Another question is how the audio will be send when we reduce main clock? Will it slow down? <br />
<br />Unfortunately I wont have enough time in near future to test all of this. But maybe someone else will try :)<br /><br />Also maybe someone know if HDMI-CEC line is connected with A10 in Mele? <br />
I think there is no driver for this right now, but if line is connected with some PIN than it should be possible to write it.<br /><br />Regards,<br />Jarek<br />